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Abstract
Associative or content addressable memories can be
used for many computing applications. This paper discusses fault modeling for the content addressable memory (CAM) chips. Detailed examination of a single
CAM cell is presented. A functional fault model f o r a
CAM architecture executing exact match derived from
the single cell model is presented. Eficient testing
strategy can be derived using the proposed fault model.
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Introduction

Content-addressable memories (CAMs) are a class
of memories in which data is accessed on the basis of
content instead of data-location address. Such memories are distributed-logic fine-grain parallel processing computational structures capable of supporting a
wide range of numeric and non-numeric computational
tasks [l,21. Their computing power lies in their ability
of accessing data based on content independent of the
number of words that reside in the memory. Furthermore, their regular and iterable structure makes them
highly suitable for VLSI implementations that require
intensive data management. CAMs have been used in
applications such as memory management, database
machines, image processing , and artificial intelligence.
With the progress in the neural network technology ,
CAMs are also being used to solve pattern recognition
problems [3, 41.
In a CAM device implementing the exact-match operation, the memory is searched in parallel for words
that exactly match an input word. In this type of
CAM architecture, stored words are compared independently and simultaneously with the input word.
While testing of static random access memories
(SEAM) has received lot of attention, testing CAMs
has not been addressed in detail. Testing algorithms
for SRAMs have often been based on the fault model
proposed by Nair, Thatte and Abraham [5]. In
this model the SRAM structure is divided into three
blocks; the memory array, the address decoder, and
the Read/Write logic. Defects in address decoder and
the Read/Write logic are mapped onto functionally
equivalent faults in the memory array. This model
has the advantage that all faults can be considered to
be in the memory array. Fault modeling for a single
SRAM cell has been done at the the layout level and
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extraction to the transistor level using the Inductive
Fault Analysis (IFA) [6]
Several testing algorithms for CAM have been reported. A simple testing methodology for to test only
for stuck-at faults in the Motorola Memory Management Unit MC68851 was given in [7]. The design for
testability approach in [8] can detect complex pattern
sensitive faults in addition to the stuck-at faults. Testing can be further enhanced with the aid of good functional fault model of the CAM architecture, similar to
that of RAM architecture derived in [5]. In this paper, we investigate the detailed fault model for the
CAM cell. All possible shorts and transistor stuckon/open faults are considered. Using this fault model,
the functional fault model for a CAM architecture executing exact match is derived such that all faults in
the prephiral registers are mapped onto the CAM array.

2

The CAM architecture

The principal characteristic of the fully parallel
CAM architecture is the capability to process data
simultaneously. Figure 1 shows the architecture of a
CAM that executes the exact match [9]. In this architecture the processing logic hardware is included
in each memory bit cell. This allows all the bits in
the memory to be interrogated simultaneously. This
architecture has four main functions. The write function stores data in unused word locations. The read
function returns the data associated with the matched
word. This operation is similar to a read operation in the conventional RAM. The match function
searches through the stored words in parallel for a
match against an input word, indicating whether a
match has been found. To address the memory by
data content, the comparand data word is placed on
the input data register. Before any data interrogation
takes place, the input word can be masked in any arbitrary bit positions. The masked bits are excluded from
any participation in the memory interrogation process.
Input word masking allows the search for stored data
that meets only partial information of the input data.
Once the memory is interrogated, the stored words
that meet the input criteria will have its match-line
active and the corresponding response flag bit is set
to logic 1. Thus in one cycle the memory is accessed
and the result is Iatchzd in the response flag register.

cause some type of coupling [lo]. It can be either bit
coupling, bit coupling, word coupling, or coupling involving bit and word lines or bit and word lines [lo].
The observations made at the bit and bit lines during
the read operation are shown in table 2. The BM
( M B line is active (i.e. low) if the match with a
speci c bit occurs, the word match-line is active if all
the participating bits in the word match. This cell
is designed such that the two pull-up transistors of
the cross-coupled inverters have minimum size t o retain charge lost due t o leakage current. On the other
hand, the pull-down transistors are chosen t o be two
or three times stronger than the pass transistors in
order t o avoid charge sharing during read operation.
This causes ‘0’ to dominate over ‘1’when two lines of
different logical values are shorted.

The fourth function is the garbage collection function
which indicates whether the word location is empty
or not from among empty word locations. Thus input
data may be automatically written in the cell array
without any address handling for garbage word locations.
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A CAM cell that is widely used is shown in Figure 2.
It consists of a storage cell, which is basically a RAM
cell and the comparison logic for performing match
operation. Transistors T1-T6 constitute the storage
cell, while T 7 and T8 implement the XOR function.
Transistor T9 provides the discharge path for the word
match-line in case of a mismatch. The word matchline functions as a wired AND gate with the match
lines from each cell in the word as inputs. The functional behavior of the CAM cell is summarized as given
in table 1. The word-select line is asserted only when
a read/write operation t o the RAM is desired. For execution of a match operation, t8heinput data and its
complements are placed on the bit and bit lines respectively. A comparison between the input bit and the
stored bit is performed by the exclusive-OR function.
If the input bit does not match the stored bit, the
BM (bit - match) line will force the word match-line
(initially set high by a pullup) t o go low. Otherwise
the word match-line will stay high. The word-match
line for a given word will be pulled low if any bit in
the word does not match the corresponding bit in the
input data word. Therefore, the word match-line remains high only when all the bits in the word match
perfectly with the bits in the input data word.
Detailed examination of the storage part (RAM
cell) indicates that most shorts between single lines
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Figure 2: The exact match CAM cell
Table 1: Functional behavior of the CAM cell

W= Word-select line, S=state of the cell

Some faults such as a short between V D and
~ word
line cause logic retention failures. This fault causes
the word t o be always accessed, therefore after the
write operation the cell changes its state and the cell
is unable t o retain the logic value written into the cell.
Such non-retention faults are modeled as NRO/l. NR1 0 means that the cell changes its value after writing
l[O{ and no longer contains l ( 0 ) . Stuck-open faults in
the pull-up transistors of the cross-coupled inverters
do not change the functional behavior of the cell but
reduces the capability of retaining stored values in the
cell. Most shorts cause abnormal I D D Q .
In examining the CAM cell, we assume that if
the storage cell is faulty the comparison part is fault
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termed conditionally m a t c h e d operation. With such
faults, writing to the storage cell is proper and the
storage cell stores the written logic properly. However
the comparison is not performed properly. Consider
the short between bit and BM lines. This causes&
signal of bit to dominate over the signal of the B M
line. The match operation is properly performed if
the storage cell contains 0. However if the storage
cell contains 1, M(0) is true and M ( l ) is false. Shorts
involving the storage nodes of the storage cell S ,
and the BM line show that the cell is p a r t l y m a t c h e d
depending on the state of the storage node. Complex/indeterminate behavior is observed due to the 0
dominance, which as a result could make the state of
the match-line very much dependent on previous values stored in the cell.
From tables 3 and 4, functional fault model for the
CAM cell can be summarized as given in table 5. In
this table, failures in the RAM cell and in the comparison logic can be mapped onto functional description
during the match operation by observing the matchline.

free and vise-versa. This assumption is necessary to
avoid considering multiple faults in two different logical parts. The design of the storage cell is assumed to
be such that 0 dominates in case of shorts. The observations are made by examining the the state of the
BM line during the match operation. The M(x) used
below refers to matching operation of a logic x with
the stored bit in the cell. M(x) is true (matching) if
BM = 0, and false (mismatch) if BM = 1.
The following definitions are used to characterize
the behavior of the faulty CAM cell.
1: The state of the CAM cell is defined as S (SE ( 0 , l ) )
where S is the logic value of node labeled S (figure 2).
2: The CAM cell is said to be always m a t c h e d , if the
match operation results in BM = 0 irrespective of the
state of the CAM.
3: The cell is said to be always m z s m a t c h e d , i f B M = 1
irrespective of the match operand and the state of the
CAM cell.
4: The cell is said to be p a r t l y m a t c h e d if the match
operation results in BM = 0 while the storage cell
contains logic x, and in BM = 1 if the storage cell
contains logic z.
5 : The CAM cell is said to be condataonally m a t c h e d if
it provides the proper results for the match operation
for a logic value, but not for its complementary. CMl(0) refers to conditionally matched l(0).
Definition 5 describes a class of faulty behaviors
where the storage cell is unable to store the logic value
written to the cell. Consider the fault where the storage cell fails to store logic 0 but stores logic 1 properly. The match operation after writing 1 is performed
properly, while after writing 0 to the cell, M( 1) is true
and M(0) is false. Hence M(l) is always matched irrespective of the logic written to the storage cell and
M(0) is false when the storage cell fails to store logic
0. An example of such a failure is the short between
the V d d and the bit line. This fault makes the bit line
always high and the storage cell always stores 1, i.e.
the storage cell is SA1. Then BM line is always low
when matching 1 and high when matching 0. Table
3 shows all possible shorts in the storage cell and its
effects on the CAM match-line.
The effects of faults in the comparison logic are considered assuming fault free storage cell. Possible line
shorts and transistor stuck-on/open faults are shown
in table 4. Most faults in this part do not affect the
writing operations, i.e. writing and storing data in
the storage cell is proper. This means that the value
at bit and bit during the read cycle is proper. This
implies that cell will show fault-free behavior during
the read operation. Some faults cause improper writing of data. An example is the short between V,, and
B M line. This fault causes the storage cell to always
store logic 1, i.e. the cell is SA1. Other shorts involving nodes S, of the storage cell and BM line cause
improper writing to the storage cell, which is dependent on the logical states of the shorted lines. Hence
matching of 1 and 0 can be improper, and such behavior is termed as complex/andeiermanate. The effects
of shorts involving bit, 68 and the BM lines can be

Table 4: Behavior of the CAM cell under comparison
logic faults
Fault

-

Short:bit BM
Short:= - BM
short:S bit
Short:S - bil
Short:?? Short:S
Short:bit-match-line
Short:V,.-match
-line
Short:V.. - BM
T7:stuck-open
T7:stuck-on
T8:stuck-open
T8:stuck-on
T9:stuck-open
T9:stuck-on

-

-

4

n

Write
0
1

Match

Effect on C A M

J
J

J
J

C-Ml

?
?

?
?

complex/indeterminate
complex/indeterminate

J
J

J
J

P-M 1

?
J
J
J
J
J
J

J
J
J
J
J
J
J

$15

C-MO

P-MO
complex/indeterminate

cell is always m i s m a t c h e d
cell is m a t c h e d
C-MO
C-Ml
C-Ml
C-MO
cell is a l w a y a m a t c h e d
cell a l w s y s m i s m a t c h e d

Functional fault model for CAM architecture

The CAM architecture in Figure 1 can be schematically described as an array of CAM cells supported
by bit-column logic corresponding to the data and
mask registers and word row logic corresponding to
the word operation block that consists of the response
flag registers, encoding/decoding address register , and
other registers. Functional fault model for RAM architecture has been successfully applied by mapping
defects in the peripheral logic onto functionally equivalent faults in the memory array. The observations
are made according to the states of the bit and bit
lines during the read operation. This model has the
advantage that all faults can be considered to be in
the memory array [5]. For a CAM architecture we can
consider a similar approach.
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Table 5: Functional fault model for the CAM cell
/J Functional
fault in storage cell

I1

cb&cb
short between V , , a n d bit or bit
coupling involving word line with
bit i i n e o r with node S

n

shorts between nodes S & S and B M

Effect on CAM
cell always matched
cell always matched

C-M1

11

U

4

P-M

Examining the CAM cell under all possible faults
show that most of the faults are mapped onto improper word match-line state during the match operation. During the match operation comparand data
is placed in the data and mask registers. Any faults
in any of the latches of the registers or in the data
lines feeding the CAM array will result in wrong word
matching, i.e. a match is remarked for a wrong word
that should not have been targeted. A fault in a CAM
cell that is partly matched or conditionally matched
can cause such a fault at the array level. A multi
match may be observed due to bit or bit coupling faults
that cause more than one word to be remarked as a
match. On the other hand, stuck-at faults in the response flag register can be also be shown as equivalent
to the faults in the CAM array.
Consider a match-line or a latch in the register to be
stuck-at-1. This means that the match-line is pulledup permanently, i.e. the word corresponding to this
match-line is always masked, which is equivalent to a
fault in the CAM array. During the write operation,
any fault in the flag response register or in any word
operation block registers will cause writing to a wrong
word. This is equivalent to having a cell mismatch,
i.e. the match-line always pulled-down if the the word
that should have been targeted is to be compared.
Therefore the effect at the CAM architecture level can
be derived from the fault model of a single cell. Such
effects can be summarized as a mismatch occurs for a
word where a match would occur in fault free case, or
a match occurs if a mismatch would occur in fault free
case, or a match with incorrect words also occurs, in
addition to the correct word. Hence this fault model
allows to test only the CAM array assuming that the
peripheral registers are fault-free. The applicability
of this model is such that the response flag register is
made observable, i.e. it can readable from the outside.
The advantage of the cell fault model is that it provides the ability to generate tests to detect cell level
faults. Hence rather than writing an arbitrary word to
a location and checking whether a match is observed
for the same pattern, we can generate a specific pattern to test this as well as cover some cell level faults.

n

Summary and Conclusion

A detailed fault model for a CAM cell is presented.
The model was derived by investigating the functional
failures of the storage cell and the comparison logic.
A functional fault model for CAM architecture executing exact match operation has been derived. The
advantages of this model are similar to the advantages
of the Nair, Thate and Abraham model for the SRAM
architectures. Many faults in the peripheral logic can
be successfully mapped onto equivalent faults in the
CAM array. This model can be extended for different
CAM architectures that do not execute exact matches.
Some of the coupling faults may not map into this
model. They need to be studied separately. Developing a general testing methodology for CAMS using the
presented model is under investigation.
Acknowledgments
This work was supported partly by a BMDO funded
project monitored by ONR.

References
S. M. S. Jalaleddine and L. G. Johnson, “ Associative memory integrated circuit based on neural mutual inhibition”, IEE Proceedings, vol. 139,
Pt.G, no. 4, pp. 445-449, August 1992.
T. Kohonen, Content Addressable Memories, New
York:Springer-Verlag , 1980.
S. Jones, “Design, selection and implementation of
a content-addressable memory for a VLSI CMOS
chip architecture”, IEE Proceedings, vol. 135, Pt.
G , no. 3, pp. 165-172, May 1988.
B. Prince, Semiconductor Memories, 2nd ed., John
Wiley & Sons, New York, 1983.
R. Nair, S. M. Thatte, and J . A. Abraham, “Efficient Algorithms for Testing Semiconductor Random Access Memories,” IEEE Trans. on Computers vol. C-27, no. 6, pp. 572-576, June 1978.

R. Dekker, F. Beenker, and L. Thijssen, “Fault
Modeling and Test Algorithm Development for
Static Random Access Memories”, Proceedings of
the 1988 IEEE International Test Conference, pp.
343-352, 1988.
G. Giles and C. Hunter, “ A Methodology for Testing Content Addressable Memories”, Proceedings
of the 1985 IEEE International Test Conference,
pp. 471-474, 1985.

P. Mazumder, J . H. Patel, and W. K. Fucks, “Design and Algorithms for Parallel Testing of Random Access and Content Addressable Memories”,
Proceedings of the 24th ACM/IEEE Design Automation Conference, pp. 688-694, 1987.
T. Ogura, S-I. Yamada, and T. Nikaido, “A 4-Kbit
Associative Memory LSI”, IEEE J . of Solid-State
Circuits, vol. Sc-20, no. 6, pp. 1277-1281, December 1985.

[lo] W. K . Al-Assadi, Y. K. Malaiya, and A . P. Jayasumana, "Modeling of Intra-Cell Defects in CMOS
SRAM," Records of the 1993 IEEE Internatzonal
Workshop on Memory Testzng, pp. 78-81 , August
1993.

1

:'

1:

Fault in RAM
Short: I',,-word
Short:Vs,-bit
Short:V,,-bzt

1

bat'

~i

,

H

~

~

-

bit*
H

SAX

H

SA0
SA1

L
-

s h o r t :Vdd- bit
i ShOrt:Vdd-bit
Short:word-bit
Short:word-bit
Short: bit-bit

I Short:S

-

'

1
~

'

1

'

1~
Ii

Vdd

S h o r t : S - t'dd
S h o r t : S - V,,
Short:S-word
Short:s-bit
T 1 Stuck-on
T 1 stuck-open
T2 stuck-on
T2 stuck-open

T3 stuck-on
'1'3 stuck-open
T4 stuck-open
T4 stuck-on
st uck-on
stuck-open
T6 stuck-on
T6 stuck-open
x:

'

-

ff
L
H
-

SAX

L

SA1
SA0
SAX

SAX

Short: S-word
Short:S - bit

,

'

L
H
L

NR 0/1
SA1
SA0
SA1
SA0

1,
~

'I
~

1

-

-

L
H
H

H
L
H

-

-

H

L

s
--

1
!

S

1

H

--

1

--

L

1

H

1

~

SA1
SAX
N RO

5

;j

L
HS

H
L

'I

I
I

cw
cb

NR1
SA0

5s

i

Effect on RAM array
I
word unaccessable
I
bit line low
I
bit line low
I
word always accessed
I
Bit line high
I
bit line high
I
cbw
I
cbw
I
cbb

'

NR1
SA1
fault-free
faultbfree
SA1
SA0
fault-free
fault-free
SA0
SA1
NR1
SA0

I

cw
Ci;
cb
degradation of stored ' 0 ' w ~ t htime
degradation of stored '1' with tlme

I
degradation of stored '1' with time
degradation of stored ' 0 ' with time

I
cb

values d u r i n g read o p e r a t i o n

82

Table 3: Behavior of the CAM cell under storage cell
faults
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